VLSI Mentoring

Start here

Interview prep roadmaps

Week-by-week plans for each track — so you always know what to study next and can watch your streak build.

DV

Design Verification interview roadmap

The full mentorship plan across seven DV study plans: month 1 digital, Verilog and SystemVerilog; month 2 UVM, verification concepts, protocols and clock-domain crossing; month 3 capstone projects, interview prep, mock interviews and offer negotiation.

  • Build a complete UVM environment and defend it in an interview
  • Cover the whole DV stack: RTL, SystemVerilog, UVM, protocols and CDC
3 months·12 tasks·New grad → mid-level
RTLComing soon

RTL / micro-architecture interview roadmap

Six weeks from synthesizable SystemVerilog and building blocks to clock-domain crossing, protocols and timing-aware design — the way RTL loops actually probe you.

  • Write clean, synthesizable RTL for FIFOs, arbiters and pipelines
  • Handle every clock-domain-crossing case with confidence
6 weeks·24 tasks·New grad → mid-level
PD + STAComing soon

Physical Design + STA interview roadmap

A six-week plan from setup/hold fundamentals and SDC constraints through floorplan, CTS, routing and signoff to timing-closure interview stories.

  • Write setup and hold checks from memory and reason about slack
  • Sequence a real timing-closure attack on a congested block
6 weeks·24 tasks·New grad → mid-level