Interview Questions
Embedded / Firmware / FPGA
Bare-metal, drivers, RTOS & FPGA prototyping
Start here
Interview process
Embedded/FPGA loops open with a resume-led hiring-manager round, then technical rounds that weight low-level C coding and systems/FPGA design, with a strong hardware-debug bar. Coding and systems carry the most weight (~60% combined).
5 roundsHiring manager round → Coding round → Systems & FPGA round …
Question bank by sub-domain
Pick a sub-domain to study leveled questions, each tagged with the companies that ask it.
Embedded / FPGA
C / Embedded C
Pointers, volatile, bit manipulation
1 question
Embedded / FPGA
RTOS
Scheduling, priority inversion, IPC
2 questions
Embedded / FPGA
Microcontrollers
Interrupts, DMA, timers, memory map
0 questions
Embedded / FPGA
FPGA Design
LUTs, BRAM, DSP, clocking, timing
1 question
Embedded / FPGA
Prototyping / Emulation
RTL-to-FPGA, partitioning
0 questions
Embedded / FPGA
Peripheral Drivers
Register-level device drivers
0 questions
Embedded / FPGA
Bootloaders
Boot flow, secure boot, flashing
0 questions
Embedded / FPGA
I2C / SPI / UART
Framing, timing, arbitration
1 question
Embedded / FPGA
Debug
JTAG, gdb, trace, hard-fault triage
0 questions